

Fig. 1

DOZESES OHOGOI







Fig. 3A










Fig. 4A

DOZENES DADODI







Fig. 40






























Fig. 8A Prior Art

18/33




Fig. 8B
Prior Art

```
ENTITY FSM IS
     PORT(
              ....ports for entity fsm....
          ):
     ARCHITECTURE FSM OF FSM IS
     BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm state(0 to 2) <= ... Signal 801 ...
      853 < -!! Embedded FSM: examplefsm;
      859√ --!! clock
                                 : (fsm clock);
      854 √ --!! state vector
                              : (fsm state(0 to 2));
                                 : (S0, S1, S2, S3, S4);
      855√ --!! states
                                                                        852
                                                                               860
      856-{ --!! state encoding : ('000', '001', '010', '011', '100');
                                : (S0 = > S0, S0 = > S1, S0 = > S2,
              --!! arcs
                                (S1 = > S2, S1 = > S3, S2 = > S2,
                                (S2 = > S3, S3 = > S4, S4 = > S0);
      8 5 8 √ --!! End FSM;
      END;
```

Fig. 80

20/33




Fig. 9






Fig. 10B

-1036 <instantiation identifier>. <design entity name>. <eventname> f 1030

DOZERED DEDONE

Fig. 11B

Fig. 11C

DOYERDOR DECON




Fig. 12B





Fig. 13A








Fig. 13C

Fig. 13D





DOZESEE DADODI

```
ENTITY DET IS
                                       IN std ulogic;
      PORT(
                                       IN std_ulogic_vector(0 to 5);
                                        IN std ulogic;
                                          IN std ulogic;
                                      OUT std_ulogic_vector(0 to 2);
OUT std_ulogic;
                   event x
                   x here
              );
--!! BEGIN
--!! Design Entity: LM;
--!! Inputs
-!! B =>
-!! C =>
-!! D =>
-!! End Inputs
                                                                                      1480
                    P.Q.B;
P.C;
--!! Detections
--!! <a href="event_x">-event_x</a>(0 to 2) [x_here];
--!! End Detections
--!! End;
ARCHITECTURE example of DET IS
```

Fig. 14C